




Fault Modeling and Analysis of Grid-connected Inverters with Decoupled Sequence
Control
Zhang, Qi; Liu, Dong; Liu, Zhou; Chen, Zhe
Published in:
IEEE Transactions on Industrial Electronics







Accepted author manuscript, peer reviewed version
Link to publication from Aalborg University
Citation for published version (APA):
Zhang, Q., Liu, D., Liu, Z., & Chen, Z. (2021). Fault Modeling and Analysis of Grid-connected Inverters with
Decoupled Sequence Control. IEEE Transactions on Industrial Electronics, 1-11.
https://doi.org/10.1109/TIE.2021.3088378
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
            ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
            ? You may not further distribute the material or use it for any profit-making activity or commercial gain
            ? You may freely distribute the URL identifying the publication in the public portal ?
Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to
the work immediately and investigate your claim.
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
Fault Modeling and Analysis of Grid-connected
Inverters with Decoupled Sequence Control
Qi Zhang, Student Member, IEEE, Dong Liu, Senior Member, IEEE, Zhou Liu, Senior Member, IEEE,
and Zhe Chen, Fellow, IEEE
Abstract—With an increasing number of inverter-
interfaced generators (IIGs), the power system is undergo-
ing massive shifts towards the power electronic dominated
power system. Such paradigm change poses significant
challenges to existing fault analysis theory and the pro-
tection system, as a result of the disparate short-circuit
response. Given this, the fault analysis theory needs to
be further investigated and expanded to address issues
arising from the new grid paradigm. Under this context, this
paper proposes an analytic model for short-circuit analysis
of IIGs with decoupled sequence control (DSC) based on
the Laplace transform. With the proposed model, the ana-
lytic fault current expression can be obtained and the fault
characteristic can be analyzed. Compared with existing
studies, the proposed model distinguishes itself by three
key merits. First, the proposed model takes into account
the delay feature of the controller, which enables transient
analysis. Second, the model covers the impact of controller
parameters and low voltage ride through (LVRT) strategy in
detail which is missing in the most existing literature. Third,
the proposed model provides a theoretical foundation of
IIGs with DSC in the fault analysis, which makes it more
applicable for the protection setup issues in reality. In the
end, the correctness and feasibility of the proposed model
is validated by the simulation and experimental result.
Index Terms—Fault analysis, inverter-interfaced genera-
tors, renewable energy sources, decoupled sequence con-
trol (DSC).
I. INTRODUCTION
The modern power system is moving towards the power
electronic dominated power system due to the significant
change in generation forms [1]. This development trend poses
challenges for the existing fault analysis theory and the protec-
tion system because of the significantly different fault response
between synchronous generators (SGs) and IIGs. For instance,
the steady-state fault current of SGs are normally larger than
10 p.u. but they are limited to only 1-2 p.u. of IIGs to protect
the expensive semiconductor switching devices [2]–[4]. Those
challenges are critical in fault analysis of the power electronic
dominated power system because almost all the fault currents
are contributed by IIGs. Normally, fault characteristics of IIGs
cannot be overlooked when IIGs supply about 10% or more of
the feeder load [5]. Therefore, the conventional fault analysis
theory needs to be further expanded to adapt to the new grid
form.
As the cornerstone of fault analysis theory, the fault mod-
eling study aims to present simple and effective models for
generators to calculate a series of critical parameters used
in power system planning, designing, and protection system
setup, such as the maximum inrush currents, RMS of steady-
state fault current, etc. [6]. Traditional synchronous generators
have strong inertia and the ability to withstand high inrush
currents, so they are usually modeled as constant voltage
sources in the fault analysis. However, the traditional modeling
method for SGs is not applicable for the fault analysis of
IIGs since the fault response characteristic of IIGs are more
complicated than that of SGs as follows.
(1) The fault current of IIGs changes faster than that of SGs
because of fast-response controllers of IIGs and their
characteristics are strongly related to the parameters of
the employed controller [7], [8].
(2) The fault behavior of IIGs is more complicated than SGs
due to the requirements of Grid Codes (GC) [7]–[9].
(3) The interaction of IIGs with the grid conditions obviously
affects the fault response of IIGs [10].
The study on fault modeling for IIGs has gained much
attention in recent years. An early study on fault modeling of
IIGs was published in 2005 [5]. It shows that the fault current
of IIGs varies considerably due to the fast response feature of
the employed controller. The fault period is divided into three
phases in this study, i.e., the sub-transient phase (first cycle),
the transient phase (3-10 cycles), and the steady-state phase.
The definition of the fault period in [5] is well inherited in
the subsequent studies [9], [11]–[15]. Moreover, based on the
state-space model of inverter and grid, reference [5] proposes
an iterative algorithm to estimate the RMS value of fault
currents, in which the current limitation and the interaction of
IIGs with grid are both taken into consideration. However, the
transient phase of fault responses is ignored so that the inrush
current cannot be calculated by using the proposed method.
In addition, the Low Voltage Ride Through (LVRT) control
strategy are disregarded.
Extensive research has been conducted on fault modeling of
IIGs [7], [15]–[18], from 2007 to 2014 primarily by a research
group in Imperial College. To investigate the fault behavior of
an inverter-only supplied micro-grid by computer simulation
and numerical analysis, IIGs are modeled as controlled current
source with a parallel impedance to reconstruct fault currents
[7]. Additionally, based on the controlled source concept, IIGs
are modeled as PQ sources to estimate fault currents based
on the steady-state power flow calculation [15], [16], [18].
However, these methods mentioned above do not take the
LVRT control strategy into consideration. Moreover, they fail
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to handle the transient phase analysis, so they can not be used
to calculate the inrush current of IIGs.
A more comprehensive and representative research was
published in 2018 [9], in which the fault models of IIGs
with various control schemes including the constant current
control (CCC), the decoupled current control (DCC), and the
voltage-frequency droop control (V/FDC) are proposed. In
reference [9], it points out the current limitation affects the
fault current obviously, and the time constant of fault responses
are strongly related to the control scheme. Besides, this study
assumes that the controller of IIGs works perfectly in real
time, thus the time of transient phase of IIGs is so small that
it can be ignored. However, this assumption ignores the fact
that sensors and filters inevitably introduce time delay to the
control system, which makes it hardly applicable to practical
applications.
Since existing literature mainly focuses on the steady phase
of the fault response and ignores the transient phase of the fault
response, the transient phase of IIGs’ fault responses is still a
missing point. In practical, IIGs can not respond to the grid
condition changes in real-time due to the indispensable time
delays of sensors, communications, filters, and controllers,
which has been noticed and pointed out in [19]. Besides, the
exact relationship between controller parameters and the fault
response is not discussed in detail yet.
Moreover, most of the existing research focuses on the
fault modeling of IIGs with DCC, but the fault modeling of
IIGs with DSC is not discussed yet. Compared with DCC
strategy, DSC strategy overcomes the problem of active-power
oscillation [12] which may bring risks to the power system
reliability. Given this, more and more IIGs with DSC are
connected to the grid [20], especially with the increasing
penetration of renewable integration. The fault modeling of
IIGs with DSC is more challenging because 1) the control
system is more complicated; 2) the time delay of the filters
and the grid voltage estimating elements are too large to be
ignored anymore. Accordingly, the fault modeling of IIGs with
DCC cannot be used to analyze the fault characteristic of IIGs
with DSC.
In order to address aforementioned issues, this paper pro-
poses an analytic model for IIGs with DSC to investigate the
fault current characteristic. The proposed model can be used
to handle the transient analysis of fault responses because the
delay feature of the control system is taken into consideration.
In addition, the influence of controller parameters on fault
current characteristics can be analyzed explicitly by using the
proposed model. Moreover, the LVRT strategy are taken into
consideration in the proposed model, which means the pro-
posed model would be more applicable for the fault analysis
of practical applications.
II. DECOUPLED SEQUENCE CONTROL OF IIGS
The IIGs with DSC are shown in Fig. 1. The types of
power filter in practical applications are usually different,
for example, L, LC, or LCL, and the impacts from the
type of filters on the fault current can be ignored because


































































Fig. 2. Block diagram of the current controller.






















Fig. 3. The step response of the current controller with different cutoff
frequency ωc.
considered in fault analysis, so to guarantee the applicability
of the proposed model, the L filter is used as an example to
describe the proposed model. The transformer in this study
is ideal to simplify the analysis. As illustrated in Fig. 1, the
DSC generally consists of four parts: the current controller, the
power controller, the LVRT controller, and the Double Second
Order Generalized Integrator Phase Locked Loop (DSOGI-
PLL) [20].
The current controller is composed of two decoupled cur-
rent controllers (DCC) to independently control the sequence
components of currents as shown in Fig. 2. The parameter of
the current controller is critical in the fault analysis of IIGs,
and there are many tuning methods for obtaining parameters
of the current controller. Thus, it is very hard to build a unified
model to represent all kinds of parameters. To guarantee the
universality of the proposed model, the most prevalent tuning
method [21], which is suggested by the IEEE technological
report [1] and the published modeling guidelines [22], is used
to tune the PI controller in the proposed model. Based on
the conclusion in [22], the parameter of PI controllers can be




In (1), the cutoff frequency ωc is the only parameter to be
determined. The rising time of the controller reduces with the
increase of ωc, but the overshoot increases in the meantime,
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as shown in Fig. 3. Besides, when the ωc is greater than 80
Hz, the influence of ωc on the dynamic performance would
be minor. In view of above points, it is better to select ωc in
the range under 80 Hz.
In normal conditions, the power controller generates the
reference input based on the set point of active and reactive
power labeled as PQ∗ in Fig. 1. The negative current reference
input which are labeled as i−∗d , i
−∗
q in Fig. 2 are set to zero
and the positive current reference input labeled as i+∗d , i
+∗
q
are calculated based on the instantaneous power theory [23]
shown as (2). {







Q = v+d i
+
q − v+q i+d
(2)
In fault conditions, the power controller is disabled and
the reference input of current controllers are generated by the
LVRT controller as shown in Fig. 1, based on the instantaneous
active and reactive power under unbalanced grid conditions
[24]: {
P = P0 + Pc2 cos(2ωt) + Ps2 sin(2ωt)
Q = Q0 +Qc2 cos(2ωt) +Qs2 sin(2ωt)
(3)
where P0, Q0 are the average values of active and reactive
power and Pc2, Qc2, Ps2, Qs2 are amplitudes of the individual
second harmonic components of power. They can be expressed
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The coefficient matrix in (4) is irreversible so the reference
input of current controllers cannot be calculated directly with
the given P0, Pc2, Ps2, Q0, Qc2, Qs2. The flexible power con-















































The factor K is used for denoting the control strategy during
grid faults. If K is set to zero, only positive current will be
injected to the grid. The oscillation of active power will be
eliminated when K equals to 1, and for K equals to -1, the
output reactive power of inverters keeps constant. To enhance
the reliability of the power system, grid codes stipulate the









































Fig. 4. Block diagram of the DSOGI-PLL with positive and negative
sequence components calculation model (PNSC).





















Phase A Phase C
Active Power
Reactive Power
Fig. 5. The characteristic of the LVRT control strategy.
code [26] defines that IIGs should firstly inject reactive power
to grid and the amount of injected reactive power is related to
the voltage of connected bus. In addition, as discussed in [1],
[27], [28], lack of negative sequence fault current contribution
from the IIGs may cause mis-operation of protection system
during certain unbalanced fault conditions [12]. If the K equals
to -1, the IIGs can inject negative currents to the gird, so the
mis-operation of protection system can be avoided. With these
two considerations above, the control factor K is set to -1
under faults in this study and the characteristic of the LVRT
controller is shown in Fig. 5.
The calculated reference current may be very large which
is beyond the ability of IIGs, thus IIGs require the current
limiter to avoid over current. The limiter is designed as:
i+∗dq =























where i+∗dq , i
−∗
dq are reference values for the current controller;
and i+∗dqL , i
−∗
dqL
are results calculated by the LVRT controller.
Due to the high performance under unbalanced grid con-
ditions, the DSOGI-PLL shown in Fig. 4 is used in DSC to
estimate the phase angle, sequence components of the grid
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voltage, and the sequence components of the injected current
of IIGs. More details about DSOGI-PLL can be found in [29].
III. FAULT MODELING OF IIGS WITH DSC
Define the DQ transfer matrix as Tdq(θ), the column vector
in double DQ frame as xdq where x can be voltage v or




















0 −1 0 0
1 0 0 0
0 0 0 1
0 0 −1 0
 (9)
A. The transfer function model of DSOGI-PLL
Since the SOGI in DSOGI-PLL introduces a considerable
delay to the voltage and current estimating, it is necessary to
construct a correct model to illustrate the delay feature. In the
following contents, the transfer function of DSOGI-PLL will
be analyzed to obtain the relationship between the estimated
and true values.
Define the column vector x̂αβ to denote the estimated
sequence components of variable x, which can be voltage
v or current i in αβ domain and the column vector xαβ
to denote the true value of variable in x, which is obtained













xαβ = [xα, xβ ]
T (11)
where the superscripts +,− are used to denote the positive
and negative sequence components, respectively.
The transfer function of the DSOGI in static two-phase αβ
frame is given in (12) [20], [29].














s2 + kωs+ ω2
Q(s) =
kω2
s2 + kωs+ ω2
(13)






(L{K}−1 ∗ xαβ) (14)
where the operator ’∗’ means the convolution of two functions.
Because the xαβ is the representation of three-phase vari-
ables in the αβ domain, and the xdq is the representation of
three-phase variables in the double DQ frame, the relationship
between xαβ and xdq can be expressed as (15) by using the
inverse Park and Clarke transformation.
xαβ =
A︷ ︸︸ ︷[
1 0 1 0
0 1 0 1




Combine (7), (14), and (15), it can be obtained that:
x̂dq = M(L{K}−1 ∗AM−1xdq) (16)
Based on the modulation theory [30], if L{f(t)} = F (s),
L{f(t) cos(ωt)} = 1
2
(F (s− jω) + F (s+ jω)) (17)
L{f(t) sin(ωt)} = 1
2j
(F (s− jω)− F (s+ jω)) (18)
Apply the Laplace transformation to (16) with (17) and (18),
the transfer function of the DSOGI-PLL H(s) can be obtained
as (19):
H(s) = Hf
 B11 · · · B14... . . . ...





2s4 + 4kωs3 + 2(k2 + 4)ω2s2 + 8kω3s+ 2k2ω4
B11 = s
3 + kωs2 + 4ω2s+ 2kω3
B12 = −kω2s
B13 = (s+ kω)s
2
B14 = (2s+ kω)ωs
B22 = B33 = B44 = B11
B21 = B34 = −B43 = −B12
B31 = B42 = B24 = B13
B41 = −B23 = −B32 = B14
and the k and ω are constant parameters of the DSOGI.
B. Model of IIGs with the current controller





+Riabc = uabc − vabc (20)
where iabc is the inductor current; uabc is the voltage generated
by the converter; vabc is the grid voltage.
By using Park and Laplace transformation, (20) can be
transformed into (21):
Udq(s) = ((sL+R)I + ωLJ) Idq(s)+ Vdq(s) (21)
where Udq, Idq, Vdq are the output of current controller,
inductor currents and gird voltages in the synchronous rotating
DQ frame; I is the identity matrix.

























Fig. 6. The control block diagram of i+d
Based on the structure of current controller shown in Fig. 2,
the mathematical model of current controller can be expressed
as (22):




where V̂ , Î are the estimated grid voltages and inductor
currents. PI(s) is the transfer function of the PI controller.
Combine (19), (21) and (22), the transfer function model of




+ (H − I)Vdq(s)
+ ωLJ(H − I)Idq(s)
(23)
Obviously, the part Ls + R is the transfer function of the
power filter. To obtain a more general model of IIGs with
DSC, it is useful to replace this part with a general form as
















+ (H − I)Vdq(s)
+ ωLJ(H − I)Idq(s)
(25)
C. Fault Analysis model of IIGs with DSC
Based on the analysis in the above section, the mathematic
model of IIGs with DSC has been obtained as shown in Fig.
(6). However, it is too complicated to apply the inverse Laplace
transform for the analysis of fault current characteristics. Ac-
cordingly, it is necessary to simplify this model for obtaining
the time domain function of fault currents. Here, the model is
simplified from two aspects including 1) the transfer function
H11(s) of DSOGI-PLL in (19) and 2) the coupled system
shown in Fig. (6).
By using the balancing-free square-root algorithm proposed




,K = 233.5; (26)
Based on the final value theorem, in the transfer function
matrix H , only the final value of the diagonal element
equals to one, which means that those none-diagonal transfer
functions only introduces transient to system and has no effect
on the steady-state output. In addition, if only the steady-state
features are considered, the transfer function of the whole
coupled system is P (s). Thus, the coupled system can be
simplified to Pm(s) as (27), which only has a larger time







Replace H11(s) and P (s) with H(s) and Pm(s), the
mathematical model of IIGs shown in (25) can be simplified














By using the inverse Laplace transform, the step response
of the IIGs with DSC can be expressed as (29):
f1(t) = L−1{C1(s)}
= 1 +Ne−εωnt sin(Aωnt− φ1)
f2(t) = L−1{C2(s)}














| 2ε2 − 1 |






1− ε2,M = 1
AR
√
(ωnτ − ε)2 +A2
(30)
D. Comparison of the proposed model with the existing
methods
As mentioned in the introduction, various fault modeling
methods have been published in previous studies. A compar-
ison of the proposed model with other existing models is
summarized in Table. I. It can be seen from Table. I, the
proposed model distinguishes itself from three key merits.
First, the proposed model takes into account the delay feature
of the controller, which enables transient analysis. Second,
the model covers the impact of controller parameters and low
voltage ride through (LVRT) strategy in detail which is not
discussed in the most existing literature. Third, the proposed
model establishes a theoretical foundation of IIGs with DSC
in the fault analysis, which makes it more applicable for
protection setup issues in reality.
IV. SIMULATION AND EXPERIMENTAL VERIFICATION
A. Simulation Verification
In order to verify the proposed model, a 250 kVA IIG is
established in Simulink/MATLAB. The test system is shown
in Fig. 7. Parameters of simulation model are listed in Table.
II.
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TABLE I
THE COMPARISON OF THE PROPOSED MODEL WITH THE EXISTING MODEL.
Model in Types Transient analysis Current limitation Consider LVRT Controller Consider delay
[5] Iterative algorithm Not support Yes Not DCC Not
[7] Iterative algorithm Not support Yes Not DCC Not
[9] Analytic model Support Yes Not DCC Not
[11] Equivalent circuit model Not support Yes Not DCC Not
[12] Iterative algorithm Support Yes Yes DCC, DSC Not
[15]–[18] Equivalent circuit model Not support Yes Not DCC Not







Fig. 7. The topology diagram of the test system in simulation
TABLE II
PARAMETERS OF SIMULATION MODEL
Parameters Values
Grid voltage 10 kV
Z1 (positive sequence) 1.5294 + j19.8753 Ω
Z1 (negative sequence) 19.32 + j64.8173 Ω
Z2 (positive sequence) 0.1273 + j2.9333 Ω
Z2 (negative sequence) 3.864 + j12.9635 Ω
Load1 0.5 MW
Load2 10 kW
Inverter side AC voltage 0.38 kV
Rated Power 0.25 MVA
Voltage of DC source 0.75 kV
System frequency 50 Hz
Total resistance of LCL filter 38 mΩ
Total inductance of LCL filter 0.25 mH
Capacitance of LCL filter 200 uF
Cutoff frequency of current controller 80 Hz
1) Fault response comparison between DCC and DSC: Fig.
8 presents the simulation results of the fault response of the
IIGs with DCC and DSC under three-phase asymmetrical fault.
In Fig. 8, the IIGs with both DCC and DSC work under normal
conditions and inject active power to the grid before 0.3s; the
two phases (BC) to ground fault occurs at 0.3s and changes
the grid voltage to unbalance. Comparing Fig. 8(b) and Fig.
8(c), the following can be obtained. 1) With DCC, the response
speed is so fast that the transient phase can be ignored, and no
inrush currents occur in the fault response. However, 2) with
DSC, the response speed is much slower (i.e., about 60ms),
and there exist inrush currents with a value of about 2.2 p.u.
to be harmful to the protection systems and other equipment
installed in the grid. Thus, it is very meaningful to analyze the
fault response of IIGs with DSC in detail to obtain the peak
value, peak time, and the transient period of the inrush current
for the power system design and the protection system setup.





































Fig. 8. Fault responses comparison of IIGs with DSC and DCC. (a) The
grid voltage of the connected bus of IIGs. (b) The fault current of the IIG
with DCC. (c) The fault current of the IIG with DSC.
and the peak time is the period from fault beginning to the
time when the fault current reaches its maximum value.
2) Verification under various fault conditions: Three sub-
cases are established to verify the correctness and the appli-
cability of the proposed model. The results are shown in Fig.
9 - 11.
Fig. 9 shows the simulation and calculated results of fault
responses of IIGs with DSC under various types of faults
including the single-phase to ground fault, the two-phase to
ground fault, the three-phase to ground fault, and the two phase
short-circuit fault. In Fig. 9, the faults occur at 0.3; the solid
and dash lines in every sub-figure represent the simulated and
calculated fault currents, respectively. From Fig. 9, it can be
observed that 1) the simulated and calculated fault currents
under various types of faults almost coincide; 2) the amplitude
of fault currents keeps increasing in approximately a quarter
of one cycle (5 ms), and then reduces to the limited value;
3) the peak value and the peak time of the inrush current are
affected by the fault types.
Fig. 10 and Fig. 11 present simulation and calculation re-
sults under different voltage digs and bandwidth of controllers
to verify the proposed model. In both case studies, the most
terrible fault, three-phase to ground fault is applied to the
simulation. In the case whose results are shown in Fig. 10, the
bandwidth of the current controller is 80 Hz, and in the case

















































































Fig. 9. The verification of the proposed model with different type of
faults. (a) Single-phase (A) to ground faults. (b) Two-phases (AB) to


















































































Fig. 10. The verification of the proposed model with different voltage
dips. (a) Voltage dips to 80%. (b) Voltage dips to 60%. (c) Voltage dips
to 40%. (d) Voltage dips to 20%.
whose results are shown in Fig. 11, the voltage dips to 0.5 p.u..
It can be seen in Fig. 10 - 11, the inrush current increases with
the increase of voltage dips, and it reduces with the increase
of bandwidth of the current controller. The calculation result
is almost coincident with the simulation result in both figures,
which means the proposed model is correct to analyze the
fault response of IIGs with DSC with different voltage dips
and bandwidth of the current controller.
The proposed model introduces simplification to reduce the
complexity, meanwhile, inevitable errors are also introduced
to the calculation result. Table III - V present the error of
results shown in Fig. 9 – 11. It can be seen in these tables,
the maximum error of all case studies is less than 10%, which
is a normally acceptable region of errors in the fault analysis of
the power system. The error analysis shows that the proposed


















































































Fig. 11. The verification of the proposed model with different bandwidth
of current controllers. (a) The bandwidth is 40 Hz. (b) The bandwidth is
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Fig. 12. The influence of voltage sag, controller parameters and LVRT
strategies on fault responses of IIGs. (a) The influence of voltage sag on
fault responses of IIGs under enabled LVRT controller. (b) The influence
of voltage sag on fault responses of IIGs under disabled LVRT controller.
(c) The influence of the bandwidth of controller on fault responses of
IIGs under enabled LVRT controller. (d) The influence of the bandwidth
of controller on fault responses of IIGs under disabled LVRT controller.
TABLE III
ERROR ANALYSIS OF THE RESULT SHOWN IN FIG. 9.
Fault Type Peak value error (%) Peak time error (%)
Single-phase to Ground 2.73 0.26
Two-phase to Ground 6.12 0.4
Three-phase to Ground 7.36 0.86
Two-phase Short-circuit 6.27 0.42
TABLE IV
ERROR ANALYSIS OF THE RESULT SHOWN IN FIG. 10.
Sub-cases Peak value error (%) Peak time error (%)
Sub-case (a) 3.46 0.78
Sub-case (b) 5.10 0.60
Sub-case (c) 6.12 0.40
Sub-case (d) 6.82 0.20
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TABLE V
ERROR ANALYSIS OF THE RESULT SHOWN IN FIG. 11.
Sub-cases Peak value error (%) Peak time error (%)
Sub-case (a) 0.29 3.5
Sub-case (b) 3.24 1.73
Sub-case (c) 5.67 0.40
Sub-case (d) 7.67 0.41
3) Other influences on the fault response: Fig. 12 shows
the simulated and calculated results to illustrate the influence
of voltage sags, bandwidth of the current controller and LVRT
controller on the fault response of IIGs with DSC under the
three-phase-to-ground fault. In Fig. 12, the bar-plot is used to
show the peak value and the peak time of the inrush current.
From Fig. 12(a), it can be seen that the peak value of the
inrush current increases almost linearly with the extent of the
voltage sag, and the peak time of the inrush current keeps
constant. Thus, it can be concluded that the voltage sag has
an influence on the peak value and has no influence on the
peak time of the inrush current. From Fig. 12(c), it can be
seen that the peak value of the inrush current is affected by
the bandwidth of the current controller (i.e., the larger the
bandwidth, the smaller the peak value of the inrush current
becomes). In addition, the peak time of the inrush current is
slightly affected by the bandwidth of current controller, and it
reduces with the bandwidth increase.
Fig. 12(b) and Fig. 12(d) illustrate the influence of LVRT
controller on the transient of fault responses. In Fig. 12(b)
and Fig. 12(d), the reference input of the current controller
is generated by the power controller and the current limiter
because the LVRT is disabled. Comparing Fig. 12(a) with Fig.
12(b), it can be observed that the LVRT controller has a very
slight influence on the peak value and the peak time of the
inrush current. This can be also obtained through comparing
Fig. 12(c) with Fig. 12(d).
It can be observed from Fig. 12(c) and 12(d) that the peak
time and value estimation are diverging with an increase in
the bandwidth of the current controller. This phenomenon
comes because of the simplification used in the proposed
model. The simplification of the coupled system used in the
proposed approach is based on the time constant of the sub-
system, and the error caused by the simplification is strongly
related to the input. In the closed-loop control, the error is fed
back to the controller and thus, if a greater bandwidth of the
controller is used, the output of the controller becomes greater,
which results in the error of the proposed model increases
with the increase of the bandwidth. However, based on the
PI parameters design rule discussed in the above section,
the bandwidth of the current controller of IIGs with DSC is
normally less than 100 Hz. As the result shown in Fig. 11
and the error shown in Tab. V, when the bandwidth is set to
100 Hz, the error of the proposed model is 7.67%, which is
acceptable in the fault analysis. Therefore, the error caused by
the bandwidth is acceptable to analyze the fault response of
IIGs with DSC in practical applications.
TABLE VI
PARAMETERS OF EXPERIMENTAL PLATFORM.
Parameters Values
Rated grid voltage 380 V
Rated power 10 kVA
Voltage of DC source 750 V
System frequency 50 Hz
Total resistance of the power filter 62 mΩ
Total inductance of the power filter 4.2 mH
Cutoff frequency of current controller 80 Hz
Switching frequency 10 kHz
Sampling frequency 10 kHz
dSPACE processor board DS1006












Fig. 13. The experimental platform.
B. Experimental Verification
To verify the proposed model, a 10 kVA IIG experiment
platform as shown in Fig. 13 is established. The hardware
topology and parameters of the experiment platform are shown
in Fig. 1 and Table VI. The power filter is L filter. It is
a 10 kVA-DYn11 transformer with 1:1 transfer ratio used
in the platform. The fault is assumed located at bus B1,
which voltages are generated by the three-phase power source
California Instruments MX-35. The controller is established
by using the dSPACE.
Fig. 14 presents the comparison between the experimental
and calculation results under different types of faults. The
bandwidth of the controller is 80 Hz. From Fig. 14, it can
be observed that the calculation waveform is coincident with
the experimental result under grid fault conditions.
Fig. 15 - 16 present the comparison between experimental
results and calculation results under different voltage dips and
bandwidth of controllers. The most terrible fault, three-phase
to ground fault is applied in the case studies. The voltage dips
and band-width of current controllers are added to the figure
as legends. It can be seen that in Fig. 15 - 16, the calculated
results are almost coincident with the experimental results,
which means the proposed model has good performance in
the fault analysis of IIGs with DSC.
It can be seen in Fig. 14 - 16 that there exist small errors
in results. These small errors come from the proposed model
itself and on the other hand, from some uncontrollable factors
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fault occursia ib ic 1 p.u.
calculated resultsSingle-phase voltage dip (phase A)
(a)
fault occursia ib ic 1 p.u.
calculated resultsTwo-phase voltage dip (phase AB)
(b)
fault occursia ib ic 1 p.u.
calculated resultsThree-phase voltage dip
(c)
Fig. 14. The comparisons between experimental and calculation cur-
rents under different type of faults: (a) Single-phase voltage dip; (b) Two-
phase voltage dip; (c) Three-phase voltage dip.
fault occursia ib ic
1 p.u.
calculated resultsVoltage dip to 0.25 p.u.
Bandwidth: 100 Hz
(a)
fault occursia ib ic
1 p.u.
calculated resultsVoltage dip to 0.6 p.u.
Bandwidth: 100 Hz
(b)
fault occursia ib ic
1 p.u.
calculated resultsVoltage dip to 0.8 p.u.
Bandwidth: 100 Hz
(c)
Fig. 15. The comparisons between experimental and calculation cur-
rents under different voltage dips when the bandwidth of the current
controller is 200 Hz: (a) Voltage dips to 0.25; (b) Voltage dips to 0.6; (c)
Voltage dips to 0.8.
in the practical experiment, e.g., sampling errors, calculation
errors caused by dSPACE, and the fault time error. Thus, the
error of the proposed model is smaller than the error shown
in Fig. 14 - 16 in practice.
fault occursia ib ic
1 p.u.
calculated resultsVoltage dip to 0.25 p.u.
Bandwidth: 50 Hz
(a)
fault occursia ib ic
1 p.u.
calculated resultsVoltage dip to 0.6 p.u.
Bandwidth: 50 Hz
(b)
fault occursia ib ic
1 p.u.
calculated resultsVoltage dip to 0.8 p.u.
Bandwidth: 50 Hz
(c)
Fig. 16. The comparisons between experimental and calculation cur-
rents under different voltage dips when the bandwidth of the current
controller is 100 Hz: (a) Voltage dips to 0.25; (b) Voltage dips to 0.6; (c)
Voltage dips to 0.8.
V. CONCLUSION
This paper proposes an analytic model for the fault analysis
of IIGs with DSC. Based on the proposed model, the fault
characteristics of the IIG with DSC are analyzed in detail with
the consideration of LVRT. The proposed model is validated
by simulation and experimental results. Main observations and
contributions of this study are briefly concluded as follows.
(1) The proposed analytic model can effectively calculate
fault responses of IIGs with DSC, which is usually
obtained by EMT simulation. Also, the proposed model
can analyze impacts from controller parameters, delays of
the control system, and LVRT strategy on fault responses.
More importantly, the proposed model provides a basis
for the LVRT control strategy, the power filter design,
and the protection system setup.
(2) The inrush current appearing in the fault response of IIGs
is mainly caused by the delay of the control system. If the
delay of the control system is fixed, there are three factors
affecting the inrush current: the bandwidth of current
controllers, the degree of voltage sag, and the inductance
of the power filter.
(3) The peak time of inrush currents is mainly affected by the
bandwidth of current controllers. The correlation between
them is negative. The peak value of inrush currents can
be affected by the above three factors. The peak value
has a negative relationship with the bandwidth of current
controllers and the inductance of the power filter, but has
a positive relationship with the degree of voltage sag.
(4) The LVRT control strategy has a slight influence on the
transient of fault responses. The peak value and the peak
time of inrush currents keep almost constant when the
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
LVRT is enabled or disabled. However, it would affect
the steady-state fault currents.
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